|
|
dd93e33087
|
Extracted fibonacci code into binary file
System and binary selection upon start
|
2025-09-28 22:23:23 +02:00 |
|
|
|
e7c98f0c47
|
Implemented Intel 4003
Completed instruction set of 4004
Improved accuracy of 4002 and 4004 implementations
|
2025-09-28 20:31:12 +02:00 |
|
|
|
cff459d2b5
|
Rust code formatter
Added threaded RunnableComponent trait
Accurate, threaded implementation of the 4001 ROM
|
2025-09-27 19:23:31 +02:00 |
|
|
|
01117af411
|
Reset instead of setting program counter
|
2025-09-24 17:39:11 +02:00 |
|
|
|
974fa25a3c
|
Fixed borrow issues
|
2025-09-24 13:52:35 +02:00 |
|
|
|
f66f4c5d6c
|
Fixes for concurrency and the fibonacci example
|
2025-09-24 09:44:18 +02:00 |
|
|
|
8fe6f3362c
|
Simplified component and made it thread-safe
|
2025-09-24 08:48:25 +02:00 |
|
|
|
7dd09c730d
|
Re-implementations of all Intel 400x chips.
The MCS-4 is still broken, so are the 6502 chips
|
2025-09-22 19:32:44 +02:00 |
|
|
|
ba1b0ddc22
|
More flexible bus system that takes VIC-20 address mapping and multiplexed buses like the MCS-4 into account.
Broken currently, subject to fixes
|
2025-09-22 17:48:16 +02:00 |
|
|
|
bfbddda58c
|
New implementation with threads per component
|
2025-09-22 09:32:42 +02:00 |
|
|
|
ac8ebbafe9
|
Starting point for MCS-4 emulation and MOS 6502 inheritance
|
2025-09-21 18:54:27 +02:00 |
|
